VITERBI DECODING DEVICE AND METHOD FOR PROCESSING MULTI-DATA INPUT INTO MULTI-DATA OUTPUT

FIELD OF THE INVENTION

[0001] The present invention relates to a Viterbi decoding device, and more particularly to a Viterbi decoding device with multi-data input and multi-data output. The present invention also relates to a Viterbi decoding method for processing multi-data input into multi-data output.

BACKGROUND OF THE INVENTION

Please refer to Fig. 1, which is a functional block diagram schematically showing a typical digital data writing-in and reading-out system. As shown, the reference label "u" indicates a digital data sequence. A written-in signal X suitable to be recorded by a digital data recording medium is generated after the digital data sequence u is encoded by a runlength limited and non-return to zero encoder (hereinafter, RLL-NRZ encoder) 11. The written-in signal X is then written into the digital data recording medium 10 by a writing-in device 12. Afterwards, the signal stored in the digital data recording medium 10 can be read out via a pickup head 13, which is further transmitted via a channel and adjusted by an equalizer 14 into a signal Y. The signal Y is then decoded by a Viterbi decoder 15 to be transformed into a read-out signal X' having the same format as the written-in signal X. Then, a recovered digital data sequence u' is obtained by decoding the read-out signal X' with a run-length limited and non-return to zero decoder (hereinafter, RLL-NRZ decoder) 16.

[0003] The above digital data writing-in and reading-out system is generally used in a disk drive system or an optical disk drive system. Giving an optical disk drive system as an example, the equalizer 14, Viterbi decoder

15 and RLL-NRZ decoder 16 can be arranged in a control chip of the optical disk drive.

Further referring to Fig. 2, the transformation of the written-in [0004] signal X into the signal Y is illustrated. The written-in signal X, for example, consists of levels +0.5 and -0.5. Before the written-in signal X is transformed into the signal Y by the equalizer 14, it is processed into a signal Z first via a channel 20. The channel 20 substantially involves all factors that the written-in signal X encounters after it is read out from the digital data recording medium 10 and before it enters the equalizer 14. The transfer function of the channel 20 is defined as "Z(D)/X(D) $\Box 1$ $\Box 1$ $\Box D$ $\Box 2$ $\Box D^2 \Box a$ $\Box D$ can be combined as a partial response (PR) channel with an input signal X and an output signal Y. Accordingly, the transfer function can be adjusted into "Y(D)/X(D) PR(1,1) 010D", "Y(D)/X(D) PR(1,2,1) 01020D0D^2" or "Y(D)/X(D) PR(1,1,1,1) 1 1 D 1 D^2 D^3". Table 1 lists the relationship between the transfer functions and their corresponding target levels, i.e. the ideal levels of the signal Y.

Table 1

Transfer function $Y(D)/X(D)$	Target levels
PR(1,1) 🛮 1 🖺 D	-1, 0, 1
PR(1,2,1)01020D0D^2	-2, -1, 1, 2
PR(1,1,1,1)D1DDD^2DD^3	-2, -1, 0, 1, 2

[0005] Among the above PR channels, PR(1,1) is infeasible in practice due to unsatisfactory anti-noise capability. Therefore, only PR(1,2,1) and PR(1,1,1,1) are applied to the typical digital data writing-in and reading-out system.

[0006] As is understood by those skilled in the art, the Viterbi decoder 15, which transforms the signal Y into the read-out signal X' having the same format as the written-in data X according to a Viterbi algorithm, involves the storage and operation of a large quantity of data. For enhancing the data-processing rate of the digital data writing-in and reading-out system, two Viterbi decoders are provided, as shown in Fig. 3. A first Viterbi decoder 151 and a second Viterbi decoder 152 are used to process the odd signal Y1 and even signal Y2 of the data sequence into two read-out signals X1' and X2', respectively. Since a Viterbi decoder has complicated circuitry, two Viterbi decoders will occupy large area of the control chip and increase cost.

SUMMARY OF THE INVENTION

[0007] Therefore, an object of the present invention is to provide a single Viterbi decoding device and method capable of processing multi-data input into multi-data output so as to save the chip space and simplify the system circuitry without adversely affecting the data-processing efficiency.

[0008] A first aspect of the present invention relates to a Viterbi decoding device with multi-data input and multi-data output. The device comprises a branch metric calculating circuit performing branch metric calculating operations of a plurality of consecutive input data according to a plurality of target level sets to obtain a plurality of branch metric values, respectively; an adder-comparator-selector unit coupled to the branch metric calculating circuit, performing accumulative additional operations of the branch metric values to obtain a plurality of accumulated values, respectively, comparing the plurality of accumulated values in groups, and outputting a plurality of control signals and a plurality of least accumulated values according to the comparing results; a metric register unit coupled to the adder-comparator-selector unit, receiving and storing the plurality of least

accumulated values, then feeding back the plurality of least accumulated values to the adder-comparator-selector unit to perform next accumulative addition operations; a survivor memory unit coupled to the adder-comparator-selector unit, recording a plurality of output-data state transition tracks in response to the plurality of control signals; and a decision unit coupled to the metric register unit and the survivor memory unit, determining a plurality of consecutive output data according to the plurality of output-data state transition tracks and the plurality of least accumulated values.

[0009] Preferably, the Viterbi decoding device further comprises a normalizing circuit coupled to the adder-comparator-selector unit and the metric register unit, performing a normalized shift when the least accumulated values exceed the threshold value.

[0010] The adder-comparator-selector unit preferably comprises a plurality of accumulators coupled to the branch metric calculating circuit, performing accumulating operations of the plurality of branch metric values for the plurality of output-data state transition tracks, respectively; a plurality of comparators coupled to the plurality of accumulators, comparing the plurality of accumulated values so as to output the plurality of control signals, respectively; and a plurality of selectors coupled to the plurality of accumulators, the plurality of comparators and the metric register unit, outputting the plurality of least accumulated values that stored in the metric register unit in response to the plurality of control signals, respectively.

[0011] The metric register unit preferably comprises a plurality of registers.

[0012] The survivor memory unit preferably comprises a plurality of memories coupled in series.

[0013] According to a second aspect of the present invention, a Viterbi decoding device with a dual-data input and a dual-data output comprises a

branch metric calculating circuit performing branch metric calculating operations of two consecutive input data according to two target level sets, respectively, to obtain a plurality of branch metric values; an addercomparator-selector unit coupled to the branch metric calculating circuit, performing accumulative additional operations of the branch metric values to obtain four groups of accumulated values, respectively, comparing the accumulated values in groups, and outputting two control signals and four least accumulated values according to the comparing results; a metric register unit coupled to the adder-comparator-selector unit, receiving and storing the four least accumulated values, and transmitting the four least accumulated values back to the adder-comparator-selector unit to perform next accumulative addition operations; a survivor memory unit coupled to the adder-comparator-selector unit, recording a plurality of output-data state transition tracks in response to the two control signals; and a decision unit coupled to the metric register unit and the survivor memory unit, and determining the combinations of the two probable output-data state transition tracks as the consecutive output data according to the four least accumulated values.

[0014] Preferably, the adder-comparator-selector unit comprises a plurality of accumulators, two comparators, and two selectors. The metric register unit includes four registers. The survivor memory unit comprises a plurality of memories coupled in series.

[0015] Preferably, a plurality of output-data state transition tracks are determined according to a 3T run-length limited algorithm.

[0016] Preferably, the two target level sets are obtained via a partial response channel PR(1,1,1,1). For example, the two target level sets are (-2,-1,0,1,2) and (-1.5,-1,0,1,1.5), respectively.

[0017] A third aspect of the present invention relates to a Viterbi decoding method for processing a multi-data input into a multi-data output. The method comprises providing a plurality of target level sets; performing branch metric calculating operations of a plurality of consecutive input data according to the plurality of target level sets to obtain a plurality of branch metric values, respectively; performing accumulative additional operations of the branch metric values to obtain a plurality of accumulated values, respectively; comparing the plurality of accumulated values in groups, and outputting a plurality of control signals and a plurality of least accumulated values according to the comparing results; storing the plurality of least accumulated values, and feeding back the plurality of least accumulated values to the adder-comparator-selector unit to perform next accumulative additional operations; recording a plurality of output-data state transition tracks in response to the control signals, and determining the combinations of a plurality of probable output-data state transition tracks as the consecutive output data according to the least accumulated values.

[0018] Preferably, the consecutive input data and the consecutive output data are two-bit input and two-bit output, and eight output-data state transition tracks are recorded.

BRIEF DESCRIPTION OF THE DRAWINGS

[0019] The present invention may best be understood through the following description with reference to the accompanying drawings, in which:

[0020] Fig. 1 is a functional block diagram schematically showing a typical digital data writing-in and reading-out system;

[0021] Fig. 2 is a schematic diagram showing the transformation of the written-in signal X into the signal Y via a partial response channel;

[0022] Fig. 3 is a functional block diagram schematically showing a digital data reading-out system comprising two Viterbi encoders according to prior art;

[0023] Fig. 4 is a functional block diagram schematically showing a digital data reading-out system comprising a multi-data input and multi-data output Viterbi decoder according to the present invention;

[0024] Fig. 5 is a functional block diagram schematically showing an embodiment of the multi-data input and multi-data output Viterbi decoder of Fig. 4;

[0025] Fig. 6A is a one-step trellis diagram associated with two-bit input of the written-in signal X;

[0026] Fig. 6B is a table showing the target levels of the output signal Y of the partial response channel PR(1,1,1,1) in response to the input signal X; and

[0027] Fig. 7 is a circuit block diagram illustrating an example of the multi-data input and multi-data output Viterbi decoder of Fig. 5.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0028] The present invention will be described more specifically with reference to the following embodiments. It is noted that the following descriptions of preferred embodiments of this invention are presented herein for purpose of illustration and description only; it is not intended to be exhaustive or to be limited to the precise form disclosed.

[0029] Please refer to Fig. 4. A single Viterbi decoding device 40 is used to process a multi-data input and a multi-data output according to the present invention. In other words, consecutive data y(k-n), ..., y(k-1), y(k) in the data sequence of the signal Y are simultaneously received by the Viterbi

decoding device 40 so as to generate a plurality of read-out signals x'(k-n), ..., x'(k-1), x'(k).

Further referring to Fig. 5, in which a preferred embodiment of [0030]the Viterbi decoding device according to the present invention is illustrated. The Viterbi decoding device includes a branch metric calculating circuit (hereinafter, "BMCU") 51, an adder-comparator-selector unit (ACSU) 52, a survivor memory unit 53, a metric register unit 54, a normalizing circuit 55 and a decision unit 56. The BMCU 51 receives a multi-data input and performs branch metric calculating operations of the input data according to a plurality of target level sets, and obtains a plurality of branch metric values. The branch metric values are transmitted to the adder-comparator-selector unit 52 to perform respective accumulative operations to obtain a plurality of accumulated values. The accumulated values are optionally compared, and a plurality of control signals are generated. In response to the control signals, the least accumulated values are outputted to the metric register unit 54 to be stored. The stored values are further fed back from the metric register unit 54 to the adder-comparator-selector unit 52 to perform next accumulative operations. In order to avoid overflow occurring in the metric register unit 54 due to the increasing accumulated values, the normalizing circuit 55 is provided to perform a normalized shift which reducing all the accumulated values, stored in the metric register unit 54, a same value when the least accumulated values exceed the threshold value. Therefore, the accumulated values will not overflow. As for the survivor memory unit 53, it stores a plurality of probable output-data state transition tracks in response to the control signals. Each output-data state transition track indicates the variation of the read-out signal X' at a current and some preceding time points such as k, k-1,..., k-n. Then, the decision unit 56 determines the output data x'(k), x'(k-1), ..., x'(k-n) of the read-out signal X' according to the least

accumulated values stored in the metric register unit 54 and the output-data state transition tracks from the survivor memory unit 53.

The present invention is now described in more detail as follows. The EMCU 51 receives the consecutive data y(k-n), ..., y(k-1), y(k), and then performs branch metric calculating operations of the consecutive data y(k-n), ..., y(k-1), y(k) according to a plurality target level sets. That is, the differences of the input data with all the corresponding target values are squared to obtain a plurality of branch metric values. For example, it is assumed two consecutive data y(k) and y(k-1) are inputted to the EMCU 51, and two target level sets (2,1,0,-1,-2) and (1.5,1,0,-1,-1.5) are provided in the partial response channel PR(1,1,1,1). Then, branch metric values $(y(k)-2)^2$, $(y(k)-1)^2$, $(y(k))^2$, $(y(k)+1)^2$, $(y(k)+1)^2$, $(y(k)+1)^2$, $(y(k-1)+1.5)^2$ are obtained, as shown in Fig. 7. The target levels vary with the partial response channel of the system. For example, the above target levels are based on PR(1,1,1,1), and the derivation of the target levels will be described hereinafter.

Since the data transmission in an optical disc drive system should follow a 3T run-length limited encoding format, data must be transmitted as a series of three or more consecutive identical bits, e.g. 00011100001111. In other words, isolated one or two identical bits only, e.g. ...101..., ...1001..., ...0110... or ...010..., should not be present. Accordingly, referring to Fig. 6A, only selected paths indicated by arrows are reasonable according to the 3T run-length limited algorithm. For example, referring to the one-step trellis associated with two-bit input, when (x(k-2), x(k-3)) is (0,0), (x(k), x(k-1)) is possibly (0,0), (1,0), (1,1) to form a data sequence ...0000..., ...1000..., ...1100..., but impossibly (0,1) because of the formation of a data sequence of ...0100... according to the 3T run-length limited algorithm. As derived from the above description, eight possible state

transition tracks are obtained for two-bit input. The eight possible state transition ways are listed in a table, as shown in Fig. 6B, in which the written-in signal X and the output signal Y of the partial response PR(1,1,1,1)are revealed. In the table, the bits "0" and "1" of the input data x(k-3), x(k-2), x(k-1) and x(k) represent voltages values -0.5 and 0.5, respectively. The output data y(k) = x(k) + x(k-1) + x(k-2) + x(k-3), and the output data y(k-1)= x(k-1) + x(k-2) + x(k-3) + x(k-4). Since the voltage value of x(k-4) is not recorded in this example, it is derived by probability estimation. For example, when x(k-1) = 0, x(k-2) = 0 and x(k-3) = 0, x(k-4) can be either 0 or 1, and the probability is fifty to fifty, respectively. As mentioned above, the bits "0" and "1" represent voltages values -0.5 and 0.5, respectively. Then, taking the first row of the table as an example, (x(k), x(k-1), x(k-2), x(k-3)) is (0, 0, 0, 1)0), so y(k) = x(k) + x(k-1) + x(k-2) + x(k-3) = (-0.5) + (-0.5) + (-0.5) + (-0.5)= -2, and y(k-1) = x(k-1) + x(k-2) + x(k-3) + x(k-4) = (-0.5) + (-0.5) + (-0.5)+ [(1/2)*(+0.5)+(1/2)*(-0.5)] = -1.5. For the second row, (x(k), x(k-1), x2), x(k-3) is (0, 0, 0, 1), so x(k-4) has to be 1 in order to comply with the 3T run-length limited algorithm. Accordingly, y(k) = x(k) + x(k-1) + x(k-2) + x(k-1) + x(k-1)x(k-3) = (-0.5) + (-0.5) + (-0.5) + (+0.5) = -1, and y(k-1) = x(k-1) + x(k-2) + (-0.5) +x(k-3) + x(k-4) = (-0.5) + (-0.5) + (+0.5) + (+0.5) = 0. The other possible values of y(k) and y(k-1) can be derived as above, and thus the target values associated with y(k) are obtained to be (2,1,0,-1,-2) and the target values associated with y(k-1) are obtained to be (1.5,1,0,-1,-1.5).

[0033] Further referring to Fig. 7 again, the consecutive data y(k) and y(k-1) and the corresponding target level sets (2,1,0,-1,-2) and (1.5,1,0,-1,-1.5) perform respective branch metric calculation operation in the EMCU 51 to output the branch metric values $(y(k)-2)^2$, $(y(k)-1)^2$, $(y(k))^2$, $(y(k)+1)^2$, $(y(k)+2)^2$, $(y(k-1)-1.5)^2$, $(y(k-1)-1)^2$, $(y(k-1))^2$, $(y(k-1)+1)^2$

selector unit 52 includes a plurality of accumulators 521, a plurality of comparators including comparators 5221 and 5222, a plurality of selectors 5231 and 5232. In this embodiment, eight accumulators 521 corresponding to the eight possible output-data state transition tracks illustrated with reference to Fig. 6A are provided. The inputs $(y(k)+2)^2$, $(y(k-1)+1.5)^2$ and fed-back value stored in a register 541 of the metric register unit 54 are added by the first accumulator 5211, and the resulting value indicates a branch metric accumulation value in response to the change from 00 to 00. Likewise, the accumulated value obtained by the second accumulator 5212 indicates a branch metric accumulation value in response to the change from 01 to 00, and the accumulated value obtained by the third accumulator 5213 indicates a branch metric accumulation value in response to the change from 11 to 00. The accumulated values are compared in the comparator 5221, and a two-bit first control signal C1 is outputted according to the comparing result. In response to the control signal C1, the selector 5231 selects the least one of the accumulated values outputted by the accumulators 5211, 5212 and 5213 to be outputted to the register 541 to be stored, and the stored value of the register 541 is fed back to corresponding accumulators of the adder-comparatorselector unit 52 for next accumulation operations. In addition, the accumulated values obtained by the other accumulators indicate branch metric accumulation values in response to the changes from 11 to 01, from 00 to 10, and from 00, 10 or 11 to 11. Likewise, the second comparator 5222 receives and compares associated branch metric accumulation values, and outputs a two-bit second control signals C2 according to the comparing result. The second selector 5232 then outputs the least accumulated values to the register 544 of the metric register unit 54 to be stored. The stored value in the register 544 is fed back to corresponding accumulators of the addercomparator-selector unit 52 for next accumulation operations. On the other

hands, the registers 542 and 543 of the metric register unit 54 receive and store accumulated values directly since no comparison and selection operations are required. The stored values of the register 542 and 543 are also fed back to corresponding accumulators of the adder-comparator-selector unit 52 for next accumulation operations.

The control signals C1 and C2 are further transmitted to the memories 531 and 532 of the survivor memory unit 53. In response to the control signals C1 and C2, respectively, the memories 531 and 532 store the possible output-data state transition tracks. Each output-data state transition track indicates the state transition of the read-out signal X' at a current and some preceding time points such as k, k-1,..., k-n. The output-data state transition tracks are then provided for the decision unit 56. The decision unit 56 outputs the read-out signal X' in two bits, e.g. 00, 01, 10 or 11, at a time. Alternatively, the decision unit 56 determines a two-bit output, which is the majority present in the survivor memory unit 53, to be outputted.

[0035] To sum up, according to the present invention, a single Viterbi decoding device is used to process two or more read-out signals at a time. Therefore, high encoding efficiency can be obtained without undesirably occupying too much area of the chip. The present invention can be widely applied to the control chip of a magnetic disk drive system or optical disk drive system.

[0036] While the invention has been described in terms of what is presently considered to be the most practical and preferred embodiments, it is to be understood that the invention needs not be limited to the disclosed embodiment. On the contrary, it is intended to cover various modifications and similar arrangements included within the spirit and scope of the appended claims which are to be accorded with the broadest interpretation so as to encompass all such modifications and similar structures.